Docket No.: 08211/0200387-US0

(PATENT)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Letters Patent of: David J. Megaw et al.

Patent No.: 7,164,259

Issued: January 16, 2007

For: APPARATUS AND METHOD FOR

CALIBRATING A BANDGAP REFERENCE

VOLTAGE

REQUEST FOR CERTIFICATE OF CORRECTION PURSUANT TO 37 CFR 1.323 AND 1.322

Attention: Certificate of Correction Branch Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Upon reviewing the above-identified patent, Patentee noted typographical errors which should be corrected. A listing of the errors to be corrected is attached.

The typographical errors marked with an "A" on the attached list are found in the application as filed by applicant. Please charge our Credit Card in the amount of \$100.00 covering the fee set forth in 37 CFR 1.20(a).

The typographical errors marked with a "P" on the attached list are not in the application as filed by applicant. Also given on the attached list are the documents from the file history of the subject patent where the correct data can be found.

The errors now sought to be corrected are inadvertent typographical errors the correction of which does not involve new matter or require reexamination.

Patent No.: 7,164,259 Docket No.: 08211/0200387-US0

Transmitted herewith is a proposed Certificate of Correction effecting such corrections.

Patentee respectfully solicits the granting of the requested Certificate of Correction.

The Commissioner is authorized to charge any deficiency of up to \$300.00 or credit any excess in this fee to Deposit Account No. 04-0100.

Dated: February 15, 2007

Respectfully submitted,

Flynn Barrison

Registration No.: 53,970 DARBY & DARBY P.C.

P.O. Box 5257

New York, New York 10150-5257

(212) 527-7700

(212) 527-7701 (Fax)

Attorneys/Agents For Applicant

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page _1_ of _1_

PATENT NO.

7,164,259

APPLICATION NO. :

10/801,219

ISSUE DATE

January 16, 2007

INVENTOR(S)

David J. Megaw et al.

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the Original Issued Patent:

First Page Col. 2 (Other Publications); Line 5; Delete "667670," and insert - - 667-670, - -, therefor.

Column 3; Line 40; Delete "DTtrim_2." and insert - - DTrim_2. --, therefor.

Column 3; Line 50; Delete "VBG*(1+R2/R1)," and insert - - V_{BG} *(1+R2/R1), - -, therefor.

Column 3; Line 63; Delete "VBG," and insert - - VBG, - -, therefor.

Column 4 (Equation); Line 12 (Approx.) Delete " β out=" and insert - - β out= - -, therefor.

Column 4; Line 13; Delete "VBG" and insert - - VBG - -, therefor.

Column 4; Line 20; Delete "Rtrim_1" and insert - - RTrim_1 - -, therefor.

Column 5; Line 67; Delete "RTrim0" and insert - - RTrim_0 - -, therefor. Column 5; Line 67; Delete "Rtrim1," and insert - - RTrim_1, - -, therefor. Column 6; Line 31; Delete "VBG" and insert - - V_{BG} - -, therefor.

MAILING ADDRESS OF SENDER (Please do not use customer number below):



US007164259B1

(12) United States Patent Megaw et al.

(54) APPARATUS AND METHOD FOR CALIBRATING A BANDGAP REFERENCE VOLTAGE

(75) Inventors: David James Megaw, Tucson, AZ (US); Paul Ranucci, Tucson, AZ (US)

(OS), I am Randeri, Idoson, No (OS)

(73) Assignee: National Semiconductor Corporation,

Santa Clara, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 242 days.

(21) Appl. No.: 10/801,219

(22) Filed: Mar. 16, 2004

(51) Int. Cl. G05F 3/16 (2006.01)

(52) U.S. Cl. 323/313; 323/315; 323/907

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

4,443,753 A	4/1984	McGlinchey
4,808,908 A	2/1989	Lewis et al.
6,075,354 A *	6/2000	Smith et al 323/313
6,262,592 B1*	7/2001	Kim 326/32
6,342,781 B1	1/2002	Laraia
6,556,155 B1*	4/2003	Wiles, Jr 341/119
6,838,864 B1 *	1/2005	Di Iorio 323/313
7,012,417 BI *	3/2006	McClure 323/318
2004/0257150 A1*	12/2004	Farooqui 327/539

OTHER PUBLICATIONS

Audy, Jonathan M. 3rd order curvature corrected Bandgap Cell. IEEE, 1996, 397-400, no month.

(10) Patent No.: US 7,164,259 B1 (45) Date of Patent: Jan. 16, 2007

Azarkan, Ahmidou, Arie Van Staveren and Fabiano Fruett. A Low-noise Bandgap Reference Voltage Source with Curvature Correction. IEEE, 2002, 205-208, no month.

Gunawan, Made et al. A Curvature Corrected Low-Voltage Bandgap Reference. IEEE, 1993, 667670, no month.

Gupta, Sandhya and William Black. A 3 to 5V CMOS Bandgap Voltage Reference with Novel Trimming. IEEE, 1997, 969-972, no month.

Leung, Ka Nang, Philip K.T. Mok and Chi Yat Leung. A 2-V 23-μA 5.3-ppm/° C 4th Order Curvature-Compensated CMOS Bandgap Reference. IEEE Custom Integrated Circuits Conference, 2002, 457-460, no month.

Michejda, John and Suk K. Kim. A Precision CMOS Bandgap Reference. IEEE Journal of Solid-State Circuits, Dec. 1984, vol. Sc 19:6: 1014-1021.


* cited by examiner

Primary Examiner—Jessica Han (74) Attorney, Agent, or Firm—Darby & Darby P.C.; Matthew M. Gaffney

(57) ABSTRACT

An apparatus and method for producing an output reference voltage is provided. A voltage divider is configured to provide the output reference voltage from a bandgap reference voltage. The bandgap reference voltage is applied across a biased portion of the voltage divider. Additionally, a second-order temperature coefficient (TC) of the impedance of a controllable portion of the voltage divider is adjusted in response to a second-order trim signal. The first and zeroth order TCs of the controllable portion of the voltage divider are substantially independent of the secondorder trim signal. In one embodiment, the controllable portion includes a resistor digital-to-analog converter (DAC) that is responsive to the second-order trim signal. The resistor DAC includes at least two different types of resistors. The second-order TCs of the two different types of resistors are substantially different.

21 Claims, 5 Drawing Sheets



3

calibrated by adjusting signal DTrim and testing the resulting Vout at several temperatures.

The controllable portion may include at least one switch that is configured to open and close in response to signal DTrim. Further, the controllable portion includes a plurality of load elements. The controllable portion is arranged such that at least one of the plurality of load elements is selected in response to signal DTrim.

The controllable portion may include one or more resistor DACs that are responsive to signal DTrim. In one embodi- 10 ment, the controllable portion consists of one resistor DAC. In other embodiments, the controllable portion may include more than one resistor DACs coupled in series and/or in parallel. Further, the resistor DACs may be coupled in parallel with switches coupled between the resistor DACs, 15 such that one of the resistor DACs is selectable by signal DTrim. The resistor DAC may be coupled, in series or in parallel, with a resistor. According to one embodiment, load circuit 131 includes a resistor, and load circuit 132 includes a resistor coupled in series with a controllable portion. 20 According to another embodiment, load circuit 132 includes a resistor, and load circuit 131 includes a resistor coupled in series with the controllable portion. In either case, the controllable portion may include a resistor DAC. An embodiment of a resistor DAC is described in greater detail 25 below with regard to FIG. 3.

Circuit 100 may be implemented, in part or in whole, as an integrated circuit. Signal DTrim may be used for testing and trimming of circuit 100 to calibrate signal Vout after the integrated circuit has been fabricated and assembled.

FIG. 2 shows an embodiment of the circuit 200, in which second, first, and zeroth order trimming are substantially linearly independent. Components of circuit 200 may operate in a substantially similar manner as like-named components of circuit 100, albeit different in some ways.

Signal DTrim_2 is an embodiment of signal DTrim. Also, the controllable portion of voltage divider circuit 220 is arranged such that the second-order TC of the impedance of the controllable portion is adjustable according to signal DTrim_2. The first and zeroth order TCs of the impedance 40 of the controllable portion are substantially independent of signal DTrim_2.

Additionally, bandgap reference circuit 210 is arranged to provide signal V_{BG} such that the zeroth and first order TCs of signal V_{BG} are adjustable according to signals RTrim_0 45 and signal RTrim_1, respectively. Trimming of the zeroth, first, and second order TCs of signal Vout are substantially linearly independent.

The voltage associated with signal Vout is given by $VBG^*(1+R2/R1)$, where R1 is the resistance of load circuit 50 231, R2 is the resistance of load circuit 232. To a second order approximation, the voltage associated with signal V_{BG} is given by:

$$\begin{split} &V_{BG} = V_{BGO} * (1 + \alpha_{BG} * \Delta T + \beta_{BG} * \Delta T^2) \\ &R_1 + R_{10} * (1 + \alpha_1 * \Delta T + \beta_1 * \Delta T^2) \\ &R_2 = R_{20} * (1 + \alpha_2 * \Delta T + \beta_2 * \Delta T^2) \\ &\Delta T = Tabs - Tnom \end{split}$$

where V_{BOO} is the bandgap voltage at Tnom, 1, α_{BO} , β_{BO} are the zeroth, first, and second order TCs of signal $\overline{VBG_1}$ respectively, Tabs is the absolute temperature, Tnom is the nominal operating temperature of bandgap reference circuit 65 210, R_{10} is the value of R1 at Tnom, 1, α_1 and β_1 are the zeroth, first, and second order TCs of R1, respectively, R_{20}

4

is the value of R2 at Tnom, and 1, α_2 and β_2 are the zeroth, first, and second order TCs of R2, respectively. Accordingly, the output voltage is given (to a second order approximation) by:

$$Vout = V_{BG0}^* (1 + R_{20}/R_{10})^* (1 + \alpha_{out}^* \Delta T + \beta_{out}^* \Delta T^2),$$

where the first and second order TCs of signal Vout (α_{out} and β_{out} respectively), are given by:

$$\alpha_{out} = \alpha_{BG} = (\alpha_2 - \alpha_1)/(1 + R_1/R_2)$$

$$\beta_{BG} + (\beta_2 - \beta_1 + (\alpha_{BG} - \alpha_1)^{\bullet}(\alpha_2 - \alpha_1))/(1 + R_1/R_2).$$

Circuit 200 is arranged to scale signal \overline{VBG} at the nominal operating point by $(1+R_{20}/R_{10})$ and make α_{out} and β_{out} both substantially zero. In order to set α_{out} and β_{out} to zero, the first and second order TCs of one of the resistors have the ability to be altered or trimmed. In one embodiment, resistors R1 and R2 are arranged such that $\alpha_2 - \alpha_1$ is substantially equal to zero, and trimming is performed using signal $\overline{Rtrim_1}$ such that α_{BG} substantially equals 0. In this embodiment, pout is substantially independent of the first-order TC α_{out}

This independence of the first and second order TCs allows an easier trim methodology, which can be implemented in any sequence for the first and second order coefficients. The constraining equations then become:

$$\alpha_{out}=0 \rightarrow \alpha_{BG}=0, (\alpha_2-\alpha_1)=0$$

$$\beta_{Out}=0\rightarrow\beta_{BG}+(\beta_2-\beta_1)/(1+R1/R2)=0$$

Restated, these conditions are:

$$\alpha_1 = \alpha_2, \alpha_{BG} = 0$$

$$(\beta_1\text{-}\beta_2)\text{=}\beta_{\mathcal{BG}}^{\bullet}(1\text{+}\text{R1/R2})$$

If a α_1 or α_2 and β_1 or β_2 are independently controlled, then these conditions can be satisfied if appropriate values of the TCs are used for resistors in voltage divider circuit 200. The physical realization of these TCs depends upon the process, and what types of resistors are selected.

Resistors with different TCs can be added in series or parallel in order to make a composite resistor with the desired first and second order TCs. In one embodiment, two resistors RA and RB are coupled in series, with the equation for the series resistance given by:

$$RC=RA+RB=(RAO+RBO)^*(1+\alpha_C^*\Delta T+\alpha_C^*\Delta T^2)$$

where

$$\alpha_C = \alpha_A * R_A / (R_A + R_B) + \alpha_B * R_B / (R_A + R_B)$$

$$\beta_C = \beta_A * R_A / (R_A + R_B) + \beta_B * R_B / (R_A + R_B),$$

where RAO and RBO are the values of RA and RB, respectively, at Tnom; 1, α_A , and β_A are the zeroth, first, and second order TCs of resistor RA; and 1, α_B , and β_B are the zeroth, first, and second order TCs of resistor RB, respectively.

Accordingly, if appropriate values of R_A and R_B are chosen, accan take on any value between α_A and α_B or β_C can take on any value between β_A and β_B . α_A , α_B , β_A and β_B are all dependent upon the process and type of resistor, so appropriate resistors are chosen such that the desired coefficient lies in between the two process-determined coefficients.

Several approaches may be employed to tailor the TCs of R_1 and R_2 . In one embodiment, load circuit 231 and load circuit 232 are both 2-resistor composite resistors. During curvature trimming, the first order TCs may be kept sub-

5

stantially the same while adjusting the second order TCs to cancel out the curvature of signal Vout. In another embodiment, to make the realization easier, the composite resistors could be made from combinations of three resistors. When three different types of resistors are combined in series the first and second order coefficients become, respectively:

$$\alpha = \alpha_A * R_A / (R_A + R_B + R_C) + \alpha_B * R_B / (R_A + R_B + R_C) + \alpha_C * R_C / (R_A + R_B + R_C)$$

$\beta = \beta_A * R_A / (R_A + R_B + R_C) + \beta_B * R_B / (R_A + R_B + R_C) + \beta_C * R_C / (R_A + R_B + R_C).$

The extra degree of freedom added by the third resistor allows a wider spread of resistor TCs to be used. If a type of resistor with a very low first or second order TC is 15 employed, the overall α and β can be adjusted nearly independently. In other embodiments, even more resistors can be used to compensate for higher order temperature coefficients and multiple combinations of 2-resistor composite resistors and 3-resistor composite resistors can be 20 included in load circuit 231 or load circuit 232. More than three resistors can also be used. The composite resistor may include at least one switch in order to select a second order temperature coefficient. In one embodiment, the 2-resistor or 3-resistor composite includes a resistor DAC.

In one embodiment, the first order coefficients of R_1 and R_2 are substantially identical, regardless of signal DTrim_2, and a resistor DAC is included in load circuit 232. The resistor DAC is responsive to signal DTrim_2. Also, one or more additional resistors may be included in load circuit 232 to substantially match the first-order TC of load circuit 232 the first-order TC of load circuit 232. During curvature trimming, the second order TC may be fine-tuned to cancel the curvature of signal Vout. The curvature trimming is independent of the zeroth and first order trimming.

FIG. 3 schematically illustrates an embodiment of resistor DAC 333. Resistor DAC 333 may be used in voltage divider circuit 120 or voltage divider circuit 220. Resistor DAC 333 is coupled between nodes N344 and N345. Resistor DAC 333 may include three resistors of a first type (RA), three resistors of a second type (RB), and four switches (S0-S3). Each of the resistors of type RA has approximately the same properties as each other. Similarly, each of the resistors of type RB has approximately the same properties as each other. Each resistor RA has approximately the same resistance at temperature Tnom as each resistor RB. Similarly, each resistor RA has a resistance with approximately the same first-order TC as each resistor RB, although some variation may exist, such as a 20% difference in one embodiment. The second-order TC of the resistance of resistors of 50 type RB is significantly differently from the second-order TC of the resistance of resistors of type RA. In one embodiment, resistor RA is a composite resistor that includes two different types of resistors.

Each switch S0-S3 is controlled by bit 0-bit 3 of signal DTrim, respectively. In one embodiment, signal DTrim has one bit that is a 1, and the remaining bits are 0. Accordingly, in this embodiment, only one switch is closed at a time.

One or both of resistors RA and RB may consist of a single resistor. In one embodiment, one of the resistors is a poly-resistor, and the other is a lightly-doped drain resistor. In other embodiments, one or both of resistors RA and RB may be composite resistors.

In one embodiment, signal DTrim is used for secondorder trimming, and zeroth and first order trimming is accomplished using signal RTrim0 and Rtrim1 as described 6

with reference to FIG. 2. In this embodiment, zeroth, first, and second order trimming are substantially linearly independent.

In another embodiment, signal DTrim may be used to trim a TC other than the first-order TC. To achieve this trimming, a resistor DAC may be used, with the resistors used in the resistor DAC selected appropriately accordingly to the TC that is to be trimmed.

In other embodiments, voltage divider circuit 130 may 10 also be used to trim more than one different type of TC. In one embodiment, at least two resistors DACs are coupled together in parallel, with switches coupled between the resistors DAC. One of the resistor DACs may be selected signal DTrim.

Although any bandgap reference may be used with various embodiments of the invention, one embodiment of bandgap reference circuit 210 is described in further detail below.

FIG. 4 schematically illustrates an embodiment of bandgap reference circuit 410. Bandgap reference circuit 410 is an embodiment of bandgap reference circuit 210. Bandgap reference circuit 410 includes transistor M1, transistors Q1-Q2, operational amplifier circuit A1, resistors R0-R3, zeroth-order trim circuit 450, and first-order trim circuit 451.

Zeroth-order trim circuit **450** is configured to adjust the zeroth-order TC of signal Vout in response to signal RTrim_0. In one embodiment, zeroth-order trim circuit **450** is an adjustable current source that is controlled by signal RTrim_0.

Similarly, first-order trim circuit 451 is configured to adjust the first-order TC of signal VBG in response to signal RTrim_1. In one embodiment, first-order trim circuit 451 is an adjustable differential current source that is controlled by signal Trim_1.

FIG. 5 shows a block diagram of process 500. After a start block, process 500 proceeds to block 560, where a bandgap reference voltage is applied across part of a voltage divider circuit. The process then moves from block 560 to block 562, where a DTrim signal is selected. The process than advances from block 562 to block 564, where the DTrim signal is applied to a resistor DAC in the voltage divider circuit to close one of the switches in the resistor DAC that corresponds to the selected DTrim signal.

The process then continues to block 565, where an output reference voltage provided by the voltage divider circuit is sensed. The process then proceeds to decision block 566, where a determination is made as to whether the output reference voltage has been successfully calibrated. If so, the process moves to a return block. Otherwise, the process moves to block 562.

Process 500 may used to calibrate any TC of signal Vout. In one embodiment, process 500 is used to calibrate the second-order TC of signal Vout only. In this embodiment, first and second order trimming may be performed using signal RTrim_0 and RTrim_1, and described above with regard to FIG. 2. In this embodiment, second, first, and zeroth order trimming are substantially linearly independent. Accordingly, the first and second order trimming may be performed in any order. In one embodiment, first-order trimming is accomplished before the second-order trimming.

The above specification, examples and data provide a description of the manufacture and use of the composition of the invention. Since many embodiments of the invention can be made without departing from the spirit and scope of the invention, the invention also resides in the claims hereinafter appended.

Issued Patent Proofing Form Note: P = PTO Error

A = Applicant Error

File#: 08211/0200387-US0

Issue Dt.: Jan. 16, 2007

US Serial No.: 10/801,219 US Patent No.: US 7,164,259 B1 Issue D
Title: APPARATUS AND METHOD FOR CALIBRATING A BANDGAP REFERENCE VOLTAGE

Sr. No.	P/A	Original		Issued	Patent	Description Of Error
		Page	Line	Column	Line	
1	A	Sheet 1 of 1 List of References cited by applicant and considered by examiner (01/13/2006)	Entry 3 Line 2 (Non Patent Literature Documents)	First Page Col. 2 (Other Publications)	5	Delete "667670," and insert 667-670,, therefor.
2	A	Page 5 Specification (03/16/2004)	3	3	40	Delete "DTtrim_2." and insert DTrim_2, therefor.
3	A	Page 5 Specification (03/16/2004)	10	3	50	Delete "VBG*(1+R2/R1)," and insert V_{BG} *(1+R2/R1),, therefor.
4	A	Page 5 Specification (03/16/2004)	18	3	63	Delete "VBG," and insert V_{BG} ,, therefor.
5	A	Page 5 Specification (03/16/2004)	28	4 (Equation)	12 (Approx.)	Delete " β out=" and insert β _{out} =, therefor.
6	P	Page 5 Specification (03/16/2004)	29	4	13	Delete "VBG" and insert V_{BG} , therefor.
7	A	Page 6 Specification (03/16/2004)	3	4	20	Delete "Rtrim_1" and insert RTrim_1, therefor.
8	P	Page 6 Specification (03/16/2004)	4	4	21	Delete "pout" and insert β_{out} , therefor.
9	A	Page 6 Specification (03/16/2004)	10	4 (Equation)	(Approx.)	Delete " β out=" and insert β _{out} =, therefor.
10	P	Page 6 Specification (03/16/2004)	22	4 (Equation)	45 (Approx.)	Delete " $(1+\alpha_C^*\Delta T + \alpha_C^*\Delta T^2)$ " and insert - $(1+\alpha_C^*\Delta T + \beta_C^*\Delta T^2)$, therefor.
11	P	Page 6 Specification (03/16/2004)	29	4	58	Delete "ac" and insert $\alpha_{\rm C}$, therefor.
12	A	Page 8 Specification (03/16/2004)	19	5	67	Delete "RTrim0" and insert RTrim_0, therefor.

13	A	Page 8 Specification (03/16/2004)	19	5	67	Delete "Rtrim1," and insert RTrim_1,, therefor.
14	P	Page 9 Specification (03/16/2004)	13	6	31	Delete "VBG" and insert V_{BG} , therefor.